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Abstract—A new dual-input and dual-output switched capac-
itor (SC) converter is designed to operate with two independent
voltage sources that provides two different output voltages. The
only converter generates 32 voltage conversion ratios (VCRs).
The converter is portable to operate with one or two input
sources alternatively and having the ability to vary 32 voltage
ratios. An efficient low power SC converter is designed for input
voltage of 1.5 V to 5 V that gives dual output voltages of 1 V
to 10 V. The designed converter can operate in both buck and
boost modes. This SC converter has high drive capability of load
current from 10 µA to 25 mA that is adjusted by operating
frequency. Modeling, analysis are performed to verify the dual
output converter mathematically and also verified using PSIM
simulations. The mathematical results and simulation results
show excellent proof of newly designed converter.
Index Terms—DC/DC converter, SC converter, VCRs, dual-
input, dual-output, multiphase, series-parallel.
I. INTRODUCTION
Portable electronics are the major development in electronic
industries. Recent electronics equipment are made smaller
and smaller simultaneously their efficiency is increasing a
lot. Nowadays batteries are used to feed the power to the
electronics devices, so battery gives the input to the integrated
devices of the different parts of the circuits. But batteries
can provide only a nominal DC voltage meanwhile integrated
circuits require different DC voltages for the various parts
of the circuit. Hence power management circuit is required.
Many different converters are available on the market, hence
switched capacitor converter is used among all kinds of
converters. The main advantage of the switched capacitor (SC)
converters is their smaller size, nonmagnetic components, and
high efficiency [1]. In addition, by reconfiguring the topology
we can generate maximum number of voltage conversion
ratios (VCRs). Different topology was designed by researchers
on SC converters. Authors in [2] generate 6 VCRs of Fibonacci
fractions using 10 switches and 3 capacitors. Authors in
[3] used 16 switches 5 capacitors to generate 21 Fibonacci
fractions.
In SC converter design, two inputs are utilized for gener-
ating two different outputs. One of the inputs is renewable
sources (solar, fuelcell, biomass etc.,) second input is battery.
The main feature of proposed converter, can generate 32 VCRs
by simply reconfiguring the converter switches. The selection
of 32 VCRs is based on the voltage specification of the low
power system. Authors in [4] generate 11 VCRs with single
output.
Some commercial products are available in market for
different VCRs with usage of multiple SC converters. MAX
integrated, implemented an IC for single input dual output SC
converter is explained in [5]. Similarly Texas Instruments also
developed SC converter with single input which is explained
in [6]. Another example is power management IC with 20
regulated outputs, also developed by Texas Instruments [7].
The above commercial SC converters are operated using
single input with multiple SC converters to generate maximum
VCRs. To overcome the above problem, dual input and dual
output SC converter is designed with single circuit.
In this work, 11 switches and 2 capacitors are used to
generate 32 VCRs. The model of SC converter is required to
validate the converter design mathematically. The modeling of
the proposed converter follows average-current methodology.
The converter is analysed for different VCRs and the modeling
includes losses of capacitor and on switch resistance.
II. CIRCUIT DESCRIPTION
The proposed SCC configuration is illustrated in Fig 1. It
is basically a 2 capacitor series-parallel SC converter.
Fig. 1: Proposed dual input dual output SC converter
The proposed design SC converter generates 32 VCRs with
limited switches and capacitors. In total 2 capacitors and
11 switches. The main advantage of the circuit is that both
loads can appear in the same topology. So, it is possible
to configure one of the output to certain voltage, and use
this value to generate different VCR in the second output.
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TABLE I: 32 VCRs
Multiple TR φ S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11
Vo1 = 0.5 ∗ Vs1 + 0.5 ∗ Vs2 and Vo2 = 0.5 ∗ Vs1
Vo1 = 0.5Vs1 and Vo2 = 0.5Vs1 + 0.5Vs2
φ1 1 0 0 0 0 0 0 1 1 0 0
φ2 0 0 1 0 1 1 0 0 1 1 0
φ3 0 1 0 0 0 0 0 1 1 0 0
φ4 0 0 1 1 1 1 0 0 0 0 1
OTHER VCRs
V o1 = Vs1 and Vo2 = 0.5Vs1 Vo2 = 2Vs1 and Vo1 = 1.5Vs1 Vo1 = 0.5Vs2 and Vo2 = 0.5Vs1 + Vs2
Vo2 = Vs2 and Vo1 = 0.5Vs2 Vo1 = 0.5Vs1 + 0.5Vs2 and Vo2 = 0.5Vs2 Vo1 = Vs2 and Vo2 = 0.5Vs1 + Vs2
Vo2 = Vs1 + Vs2 and Vo1 = Vs1 Vo1 = Vs1 and Vo2 = 0.5Vs2 Vo1 = 2Vs1 + 2Vs2 and Vo2 = 2Vs1
Vo1 = 0.5Vs2 and Vo2 = 0.5Vs1 + 0.5Vs2 Vo2 = Vs2 and Vo1 = 0.5Vs1 Vo2 = 2Vs1 + 2Vs2
Vo1 = 2Vs1 and Vo2 = 1.5Vs1 Vo1 = 0.5Vs1 and Vo2 = 0.5Vs1 + Vs2 Vo1 = 0.5Vs1 and Vo2 = Vs1
Vo2 = Vs2 and Vo1 = 0.5Vs1 + Vs2 Vo1 = Vs1 and Vo2 = Vs1 + 0.5Vs2 Vo2 = 0.5Vs1 and Vo1 = 0.5Vs1 + Vs2
Vo1 = Vs2 and Vo2 = 0.5Vs2 Vo2 = 2Vs2 and Vo2 = 1.5Vs2 Vo2 = Vs1 and Vo1 = Vs1 + 0.5Vs2
Vo2 = Vs1 and Vo1 = 0.5Vs2 Vo2 = 2Vs1 + 2Vs2 and Vo1 = 2Vs1 Vo1 = 2Vs1 + 2Vs2 and Vo2 = 2Vs2
Vo2 = Vs1 + Vs2 and Vo1 = Vs2 Vo1 = Vs2 and Vo2 = 0.5Vs1 Vo1 = 2Vs2 and Vo2 = 1.5Vs2
Vo2 = 0.5Vs2 and Vo1 = 0.5Vs2 + Vs1 Vo1 = Vs1 + Vs2 and Vo2 = Vs1 Vo1 = Vs1 + Vs2 and Vo2 = Vs2
For example VCR of (Vo1 = 0.5 ∗ Vs1 + 0.5 ∗ Vs2), and
Vo2 = 0.5∗Vs1 is chosen. To configure the given SC converter
VCR, 4 phases(φ1, φ2, φ3, φ4 are required as shown in Fig 2.
For φ1 and φ2 series charging and parallel discharging of
flying capacitors is required which results in Vo2 = 0.5 ∗ Vs1.
In the φ3 capacitors are charged again, capacitor voltage level
becames 0.5 ∗ Vs2. Similarly for φ4 newly charged parallelly
connected capacitors get in to series with Ro2 which has
already gained the voltage level of 0.5 ∗ Vs1. Hence results
0.5 ∗ Vs1 + 0.5 ∗ Vs2 across Ro1. Switching pattern is given
in Table I. Authors in [8], implemented 11 VCRs using 2
Fig. 2: Different phases of proposed converter Vo1 = (0.5 ∗
Vs1) + (0.5 ∗ Vs2) and Vs2 = 0.5 ∗ Vs1
capacitors and 9 switches and 5 diodes. This SC converter
could implement summation of inputs as well. The limitation
is that only one of the inputs can have non-unity gain. For
example, circuit can be reconfigured for Vs1 + 0.5 ∗ Vs2 or
Vs2 + 0.5 ∗ Vs2, but not 0.5 ∗ Vs1 + 0.5 ∗ Vs2. So, the design
proposed in this paper claims general advantages of dual
output system, can also resolve VCRs which are impossible
with single output.
(a) Equivalent resistance of charging state and discharging state
of Vo1
(b) Equivalent resistance of charging and discharging state of Vo2
Fig. 3: Equivalent resistance of state Vo1 = Vs1 and Vo1 = 0.5∗Vs2
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TABLE II: Modelled and simulated value comparison of Vo1 and Vo2
Frequency
kHz
Vo1, Io1 = 25 mA Vo2, Io2 = 12.5 mA η [%] η [%]
Model [V] Simulated [V] Model [V] Simulated [V] Model Simulated Model Simulated
100 4.68 4.77 2.43 2.41 93.6 95.4 97.2 96.4
50 4.68 4.77 2.43 2.41 93.6 95.4 97.2 96.4
25 4.68 4.75 2.43 2.41 93.6 95.0 97.2 96.4
III. ANALYSIS AND MODELING OF MULTIPLE VCRS
DUAL-INPUT AND DUAL OUTPUT SCC
Equivalent resistance of the circuit is another important
parameter of SC converter. Dual output systems commonly
face with the issue known as a cross coupling effect, i.e, when
changes in one output affects the second output [2]. Such
kind of phenomenon can be detected by simulations or by
analysis of switching pattern. If implementations of outputs are
independent from each other, then two outputs can be assumed
as decoupled and analyzed separately following the output
analysis [8], [9] in a separate way. Two possible cases are
discussed below and analysis are performed, (i.e). decoupled
and cross coupled.
A. Case 1: Decoupled
For simplicity the VCR, Vo1 = Vs1 and Vo2 = 0.5 ∗ Vs1
is considered for analysis. Multiphase switching is used to
generate four phases (φ) as shown in Fig 4. For both outputs
Fig. 4: Different phases of proposed converter Vo1 = Vs1 and
Vo2 = 0.5 ∗ Vs2
charging and discharging are performed individually so that
equivalent resistance can be obtained for each of the outputs
independently. From Fig 4 it is clear that φ1 and φ2 are mainly
responsible for the implementation of Vo1 and φ3 and φ4 are
responsible for implementing Vo2. Following to the procedure
described in [8], [9] charge balance and nodal KCL analysis
(a) Equivalent resistance of charging state and discharging state of Vo1
(b) Equivalent resistance of charging and discharging state of Vo2
Fig. 5: Equivalent resistance of state Vo1 = (0.5∗Vs1)+(0.5∗Vs2)
and Vo1 = 0.5 ∗ Vs1
for φ1 and φ2 yields following system of equations:
I1 − I2 = 0 (1)
I1 = I0
I1 = I2 = I0




2fs ∗ Ceq1 coth
(
1





2fs ∗ Ceq2 coth
(
1
8fs ∗ Ceq2 ∗ req2
)
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Using Fig 3a parameters of (2) is given in (3), where ESR is
equivalent series resistance of capacitors
req1 = 3 ∗ ron + 2ESR (3)





Similarly for Req2, the equations are given by,
Req2 =
1
8fs ∗ Ceq1 coth
(
1





2fs ∗ Ceq2 coth
(
1
8fs ∗ Ceq2 ∗ req2
)
Using Fig 3b parameters of (4) is given in 5 are,











Assume, all switches ron are identical, capacitance and par-
asitic effects (ESR) are the same for both flying capacitors,
filter capacitance (Co1 and Co2 ) is large compared to flying
capacitance (C1 and C2) value. The equivalent resistance of
the proposed converter output is given in (4) and (2). For all
other VCRs given in Table I follows similar steps to find the
Ro1 and Ro2 of proposed SC converter assuming no coupling
effects. Simulations show that, there is some minor residual
coupling between the outputs. By neglecting the coupling
effects Table II is obtained using the methodology [8], [9].
B. Case 2: coupled
Consider the VCR (Vo1 = (0.5∗Vs1)+(0.5∗Vs2) and Vo2 =
0.5 ∗ Vs1). As it is discussed in Section II, implementation of
this VCR requires two outputs being in the same phase as
shown in Fig 5, which makes difficult to avoid cross coupling
phenomenon. Modeling of the circuit based on two separate
equivalent resistances may result in highly inaccurate results.
Modelling and equivalent resistance of coupled dual output
systems is major area of future studies. By now, verification
of this kind of VCRs is limited to only simulations.
IV. SIMULATION RESULTS AND DISCUSSION
Simulation and parameter selection of proposed converter
is discussed in this section. For simplicity, analysis is per-
formed for only one VCR (Vo1 = (0.5 ∗ Vs1) + (0.5 ∗ Vs2),
Vo2 = 0.5 ∗ Vs1) and (Vo1 = Vs1, Vo2 = 0.5 ∗ Vs2). Real
time parameters are considered for simulation and modeling
the converter, details are as follows: MAX4678 CMOS analog
switch parameter are used for switches S1 − S11 referring
to the Fig 1 with ron = 0.4 Ω. The flying capacitor and
the output capacitor are rated by 22 µF with ESR of 100
mΩ, 220 µF and the load resistance of 200 Ω of the load
current ranges from 25 mA to 100 mA at voltage range of
(a) Output voltage and input voltage
(b) Output ripple of Vo1
(c) Output ripple of Vo2
Fig. 6: Simulation result VCR of Vo1 = (0.5 ∗ Vs1) + (0.5 ∗ Vs2)
and Vo2 = 0.5 ∗ Vs1
5 V – 10 V. Switching Frequency (fs) is varied accordingly
to verify the proposed converter efficiency. For modelling the
converter, equivalent resistance need to be calculated and it
is verified by applying different frequency that are discussed
in Table II. In addition, the results are verified for different
VCR states as discussed in Table III. To verify the design,
TABLE III: Different VCRs simulated output
VCRs Vs1 Vs2 Vo1 Vo2
Vo1 = (0.5 ∗ Vs1) + (0.5 ∗ Vs2)
Vo2 = 0.5 ∗ Vs1 4 6 4.985 1.991
Vo1 = (0.5 ∗ Vs1) + (Vs2)
Vo2 = Vs2
6 4 6.999 2.999
Vo1 = 2 ∗ Vs2
Vo2 = 1.5 ∗ Vs2 4 - 7.997 5.997
PSIM simulation tool was used. Simulation parameters strictly
follow to the circuit ratings in this Section IV. Fig 6 illustrates
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TABLE IV: Comparison of previous SC VCRs
Authors Number of switches No of input No of output No of capacitors VCRs Specification
[11] 15 1 1 5 2 1 V, <250 mA
[12], [13] 4 2 1 2 1 36 V, <120 mA
[5] 7 1 1 3 2 5.4 V, <120 mA
[4] 14(include diodes) 2 1 3 11 9 V, <120 mA
This work 11 2 2 3 32 10 V, <100 mA
the output voltages and voltage ripples of proposed VCR
(Vo1 = (0.5∗Vs1)+(0.5∗Vs2) and Vo2 = 0.5∗Vs1). Similarly
for Fig 7 illustrates the output voltages and voltage ripples of
VCR (Vo1 = Vs1 and Vo2 = 0.5 ∗ Vs2). From Table II it is
clear that modelled and simulated results are good agreement
to verify the proposed converter topology. Table IV discusses
about previous work done on different VCRs. We easily claim
that the proposed converter is more advantageous over other
SC converter. The main feature of the converter is VCRs can
be generated independently for two different input and output
voltages.
V. CONCLUSIONS
This work proposed the design for dual-input and dual-
output SCC. The converter uses two capacitors and 11 switches
without any magnetic elements. The designed converter is
analyzed and modeled for all 32 VCRs by using equivalent
resistance and verified by applying the same values in simula-
tion. The simulation values and modeling values are in good
agreement for a new converter design. The proposed design is
mainly advantageous for power management ICs. Future scope
of this work is implementation of negative VCRs and other
fractional implementations such as 1:3, 2:3, 3:4. Moreover,
analysis of coupling effects are needed to be studied.
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